

On the Inertia of the Asynchronous Circuits

Serban. E. Vlad

Oradea City Hall, Piata Unirii, Nr. 1, 3700, Oradea, Romania
 serban_e_vlad@yahoo.com, http://site.voila.fr/serban_e_vlad

Abstract

By making use of the notions and the notations from [12], we present the bounded delays, the absolute inertia and the relative inertia.

1 Bounded Delays

Theorem 1.1 *The next system*

$$\forall \xi \in [t-d_r; t-d_r+m_r] \quad u(\xi) \leq x(t) \leq \bigwedge_{\xi \in [t-d_f; t-d_f+m_f]} u(\xi) \quad (1)$$

where $u; x \in S$ and $0 \leq m_r \leq d_r; 0 \leq m_f \leq d_f$ defines a DC if and only if

$$d_r \geq d_f - m_f; d_f \geq d_r - m_r \quad (2)$$

Proof The proof consists in showing that (2) implies for any u the existence of a solution x of (1); any such x satisfies $x \in \text{Sol}_{SC}(u)$. If (2) is not fulfilled, it is proved that u exists so that (1) has no solutions.

Definition 1.2 *The system (1), when (2) is true, is called the bounded delay condition (BDC). $u; x$ are the input, respectively the state (or the output); $m_r; m_f$ are the (rising, falling) memories (or thresholds for cancellation) and $d_r; d_f$, respectively $d_f - m_f; d_r - m_r$ are the (rising, falling) upper bounds, respectively the (rising, falling) lower bounds of the transmission delay for transitions. We say that the tuple $(u; m_r; d_r; m_f; d_f)$ satisfies BDC. We shall also call bounded delay condition the function $\text{Sol}_{BDC}^{m_r; d_r; m_f; d_f} : S \rightarrow P^*(S)$ defined by*

$$\text{Sol}_{BDC}^{m_r; d_r; m_f; d_f}(u) = \{x \mid x(u; m_r; d_r; m_f; d_f) \text{ satisfies BDC}\}$$

Definition 1.3 *The inequalities (2) are called the consistency condition (CC) of BDC.*

Theorem 1.4 *Let $0 \leq m_r \leq d_r; 0 \leq m_f \leq d_f$ and $0 \leq m_r^0 \leq d_r^0; 0 \leq m_f^0 \leq d_f^0$ so that CC is fulfilled for each of them.*

a) We note $d_r'' = \min(d_r; d_r^0)$; $d_f'' = \min(d_f; d_f^0)$; $m_r'' = d_r'' - \max(d_r - m_r; d_r^0 - m_r^0)$;
 $m_f'' = d_f'' - \max(d_f - m_f; d_f^0 - m_f^0)$. The next statements are equivalent:

- a.i) $\exists u; \text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f}(u) \wedge \text{Sol}_{\text{BDC}}^{m_r^0; d_r^0; m_f^0; d_f^0}(u) \notin ;$
a.ii) $d_r'' \geq d_f'' - m_f''$; $d_f'' \geq d_r'' - m_r''$

and if one of them is satisfied, then we have

$$\text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f} \wedge \text{Sol}_{\text{BDC}}^{m_r^0; d_r^0; m_f^0; d_f^0} = \text{Sol}_{\text{BDC}}^{m_r''; d_r''; m_f''; d_f''}$$

b) We use the notations $d_r'' = \max(d_r; d_r^0)$; $d_f'' = \max(d_f; d_f^0)$; $m_r'' = d_r'' - \min(d_r - m_r; d_r^0 - m_r^0)$; $m_f'' = d_f'' - \min(d_f - m_f; d_f^0 - m_f^0)$. The inequalities $d_r'' \geq d_f'' - m_f''$; $d_f'' \geq d_r'' - m_r''$ are satisfied and

$$\text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f} \cup \text{Sol}_{\text{BDC}}^{m_r^0; d_r^0; m_f^0; d_f^0} \subset \text{Sol}_{\text{BDC}}^{m_r''; d_r''; m_f''; d_f''}$$

The previous inclusion becomes equality if and only if

$$\exists u; \text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f}(u) \wedge \text{Sol}_{\text{BDC}}^{m_r^0; d_r^0; m_f^0; d_f^0}(u) \notin ;$$

c) The next statements are equivalent:

- c.i) $\text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f}$ is deterministic
c.ii) The upper bounds and the lower bounds of the delays coincide:

$$d_r = d_f - m_f; d_f = d_r - m_r$$

c.iii) The memories are null

$$m_r = m_f = 0$$

c.iv) The bounded delay degenerates in a translation

$$\exists d \geq 0; \text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f} = I_d \quad (3)$$

d) The next statements are equivalent

- d.i) $\text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f} \subset \text{Sol}_{\text{BDC}}^{m_r^0; d_r^0; m_f^0; d_f^0}$
d.ii) $d_r^0 - m_r^0 \leq d_r - m_r \leq d_f \leq d_f^0$; $d_f^0 - m_f^0 \leq d_f - m_f \leq d_r \leq d_r^0$

e) $\text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f}$ is time invariant

f) The next statements are equivalent

- f.i) $\text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f}$ is symmetrical
f.ii) $d_r = d_f$; $m_r = m_f$

g) $\text{Sol}_{\text{BDC}}^{m_r + m_r^0; d_r + d_r^0; m_f + m_f^0; d_f + d_f^0}$ is a BDC and we have

$$\text{Sol}_{\text{BDC}}^{m_r^0; d_r^0; m_f^0; d_f^0} \circ \text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f} = \text{Sol}_{\text{BDC}}^{m_r + m_r^0; d_r + d_r^0; m_f + m_f^0; d_f + d_f^0}$$

2 Fixed and Inertial Delays

Definition 2.1 Let $u; x \in S$ and $d \geq 0$. The equation (see 1.4 (3))

$$x(t) = u(t - d)$$

is called the *fixed delay condition (FDC)*. The delay defined by this equation is also called *pure, ideal or non-inertial*. A delay different from FDC is called *inertial*.

Corollary 2.2 FDC is deterministic, time invariant, constant and symmetrical. The serial connection of the FDC's coincides with the composition of the translations:

$$I_d \circ I_{d^0} = I_{d^0} \circ I_d = I_{d+d^0}; d \geq 0; d^0 \geq 0$$

Remark 2.3 At 2.1 inertia was defined to be the property of the DC's of being not ideal. In particular the non-deterministic DC's, for example the non-trivial BDC's (i.e. the BDC's with memory $m_r + m_f \neq 0$) are inertial.

3 Absolute Inertia

Definition 3.1 The property

$$\begin{aligned} \overline{x(t - 0)} \cdot x(t) &\leq \bigwedge_{\xi \in [t; t + \delta_f]} x(\xi) \\ x(t - 0) \cdot \overline{x(t)} &\leq \bigwedge_{\xi \in [t; t + \delta_f]} \overline{x(\xi)} \end{aligned}$$

true for $\delta_r \geq 0; \delta_f \geq 0$ is called the *absolute inertial condition (AIC)*, or the *non-zenoness condition*. $\delta_r; \delta_f$ are called *inertial parameters*. If it is fulfilled, we say that the tuple $(\delta_r; \delta_f; x)$ satisfies AIC. We also call AIC the set $Sol_{AIC}^{\delta_r; \delta_f} \subset S$ defined by

$$Sol_{AIC}^{\delta_r; \delta_f} = \{x \mid (\delta_r; \delta_f; x) \text{ satisfies AIC}\}$$

Remark 3.2 AIC means that if x switches from 0 to 1, then it remains 1 at least $\delta_r \geq 0$ time units + the dual property. To be remarked the trivial situation $\delta_r = \delta_f = 0$.

Definition 3.3 Let i a DC satisfying $\exists u; i(u) \wedge Sol_{AIC}^{\delta_r; \delta_f} \ni ;$. The DC $i \wedge Sol_{AIC}^{\delta_r; \delta_f}$ is called *absolute inertial delay condition (AIDC)*. $Sol_{BDC}^{m_r; d_r; m_f; d_f} \wedge Sol_{AIC}^{\delta_r; \delta_f}$ is called *bounded absolute inertial delay condition (BAIDC)*.

Theorem 3.4 The numbers $0 \leq m_r \leq d_r; 0 \leq m_f \leq d_f$ with CC true and $\delta_r \geq 0; \delta_f \geq 0$ are given. The next statements are equivalent:

a) $\exists u; Sol_{BDC}^{m_r; d_r; m_f; d_f}(u) \wedge Sol_{AIC}^{\delta_r; \delta_f} \ni ;$

$$b) \delta_r + \delta_f \leq m_r + m_f$$

Corollary 3.5 $0 \leq m_r \leq d_r; 0 \leq m_f \leq d_f, 0 \leq m_r^0 \leq d_r^0; 0 \leq m_f^0 \leq d_f^0$
and $\delta_r \geq 0; \delta_f \geq 0; \delta_r^0 \geq 0; \delta_f^0 \geq 0$ *satisfy* $d_r \geq d_f - m_f; d_f \geq d_r - m_r; d_r^0 \geq d_f^0 - m_f^0; d_f^0 \geq d_r^0 - m_r^0; \delta_r + \delta_f \leq m_r + m_f; \delta_r^0 + \delta_f^0 \leq m_r^0 + m_f^0$. *In such conditions*
 $\text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f} \wedge \text{Sol}_{\text{AIC}}^{\delta_r; \delta_f}, \text{Sol}_{\text{BDC}}^{m_r^0; d_r^0; m_f^0; d_f^0} \wedge \text{Sol}_{\text{AIC}}^{\delta_r^0; \delta_f^0}, \text{Sol}_{\text{BDC}}^{m_r + m_r^0; d_r + d_r^0; m_f + m_f^0; d_f + d_f^0} \wedge$
 $\text{Sol}_{\text{AIC}}^{\delta_r; \delta_f}$ *are BAIDC's and the next property of the serial connection holds:*

$$\begin{aligned} & (\text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f} \wedge \text{Sol}_{\text{AIC}}^{\delta_r; \delta_f}) \circ (\text{Sol}_{\text{BDC}}^{m_r^0; d_r^0; m_f^0; d_f^0} \wedge \text{Sol}_{\text{AIC}}^{\delta_r^0; \delta_f^0}) \subset \\ & \subset \text{Sol}_{\text{BDC}}^{m_r + m_r^0; d_r + d_r^0; m_f + m_f^0; d_f + d_f^0} \wedge \text{Sol}_{\text{AIC}}^{\delta_r; \delta_f} \end{aligned}$$

4 Relative Inertia

Definition 4.1 $0 \leq \mu_r \leq \delta_r; 0 \leq \mu_f \leq \delta_f$ *and* $u; x \in S$ *are given. The property*

$$\begin{aligned} \overline{x(t-0)} \cdot x(t) & \leq \bigwedge_{\xi \in [t-\delta_r; t-\delta_r+\mu_r]} u(\xi) \\ x(t-0) \cdot \overline{x(t)} & \leq \bigwedge_{\xi \in [t-\delta_f; t-\delta_f+\mu_f]} \overline{u(\xi)} \end{aligned}$$

is called the relative inertial condition (RIC). $\mu_r; \delta_r; \mu_f; \delta_f$ are called inertial parameters. If it is fulfilled, we say that the tuple $(u; \mu_r; \delta_r; \mu_f; \delta_f; x)$ satisfies RIC. We also call RIC the function $\text{Sol}_{\text{RIC}}^{\mu_r; \delta_r; \mu_f; \delta_f} : S \rightarrow P^(S)$ defined by*

$$\text{Sol}_{\text{RIC}}^{\mu_r; \delta_r; \mu_f; \delta_f}(u) = \{x \mid (u; \mu_r; \delta_r; \mu_f; \delta_f; x) \text{ satisfies RIC}\}$$

Theorem 4.2 *Let* $0 \leq \mu_r \leq \delta_r; 0 \leq \mu_f \leq \delta_f; u \in S$ *and* $x \in \text{Sol}_{\text{RIC}}^{\mu_r; \delta_r; \mu_f; \delta_f}(u)$ *arbitrary. If* $\delta_r \geq \delta_f - \mu_f; \delta_f \geq \delta_r - \mu_r$ *then* $x \in \text{Sol}_{\text{AIC}}^{\delta_f - \delta_r + \mu_r; \delta_r - \delta_f + \mu_f}$.

Remark 4.3 *RIC states that the inertial delays 'model the fact that the practical circuits will not respond (at the output) to two transitions (at the input) which are very close together' [1], [2]. Theorem 4.2 connecting AIC and RIC makes use of the condition $\delta_r \geq \delta_f - \mu_f; \delta_f \geq \delta_r - \mu_r$ that is very similar to CC, but with a different meaning.*

Definition 4.4 *Let* i *a DC with* $\delta u; i(u) \wedge \text{Sol}_{\text{RIC}}^{\mu_r; \delta_r; \mu_f; \delta_f}(u) \in \cdot$. *Then the DC* $i \wedge \text{Sol}_{\text{RIC}}^{\mu_r; \delta_r; \mu_f; \delta_f}$ *(see Theorem 4.4 c) in [12]) is called relative inertial delay condition (RIDC). In particular* $\text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f} \wedge \text{Sol}_{\text{RIC}}^{\mu_r; \delta_r; \mu_f; \delta_f}$ *is called bounded relative inertial delay condition (BRIDC).*

Theorem 4.5 *Let the numbers* $0 \leq m_r \leq d_r; 0 \leq m_f \leq d_f$. *The next conditions are equivalent*

- a) $8u; \text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f}(u) \wedge \text{Sol}_{\text{RIC}}^{\mu_r; \delta_r; \mu_f; \delta_f}(u) \notin$;
- b) One of the next conditions is true
- b.i) $d_f - m_f \leq \delta_r \leq d_r \leq \delta_r - \mu_r + m_r; d_r - m_r \leq \delta_f \leq d_f \leq \delta_f - \mu_f + m_f$
- b.ii) $d_r - m_r + \mu_r \leq \delta_r \leq d_f - m_f \leq d_r; d_f - m_f + \mu_f \leq \delta_f \leq d_r - m_r \leq d_f$
- b.iii) $d_f - m_f \leq \delta_r \leq d_r - m_r + \mu_r \leq d_r; d_r - m_r \leq \delta_f \leq d_f - m_f + \mu_f \leq d_f$
- b.iv) $\delta_r \leq d_f - m_f \leq \delta_r + m_r - \mu_r \leq d_r; \delta_f \leq d_r - m_r \leq \delta_f + m_f - \mu_f \leq d_f$

Remark 4.6 *The equivalent conditions from Theorem 4.5 are of consistency of BRIDC, they are stronger than CC (of BDC) and weaker than (see the hypothesis $\delta_r \geq \delta_f - \mu_f; \delta_f \geq \delta_r - \mu_r$ from Theorem 4.2)*

$$\begin{aligned} d_f - m_f &\leq \delta_f - \mu_f \leq \delta_r \leq d_r \\ d_r - m_r &\leq \delta_r - \mu_r \leq \delta_f \leq d_f \end{aligned}$$

Theorem 4.7 *Let $0 \leq m_r \leq d_r; 0 \leq m_f \leq d_f$ so that CC is fulfilled and $u \in S$ arbitrary. The next statements are equivalent:*

- a) $x \in \text{Sol}_{\text{BDC}}^{m_r; d_r; m_f; d_f}(u) \wedge \text{Sol}_{\text{RIC}}^{m_r; d_r; m_f; d_f}(u)$
- b)

$$\begin{aligned} \overline{x(t-0)} \cdot x(t) &= \overline{x(t-0)} \cdot u(\xi) \\ &\quad \xi \in [t-d_r; t-d_r+m_r] \\ x(t-0) \cdot \overline{x(t)} &= x(t-0) \cdot \overline{u(\xi)} \\ &\quad \xi \in [t-d_f; t-d_f+m_f] \end{aligned}$$

Theorem 4.8 *Any of the previous equivalent conditions defines a deterministic, time invariant, constant DC.*

Remark 4.9 *The deterministic situation 4.7 of BRIDC has as special case I_d , happening when $m_r = m_f = 0; d_r = d_f = d$. On the other hand the serial connection of the BRIDC's is not a BRIDC. We also mention the possibility of replacing the functions $u(\xi); x(\xi)$ with*

$\int_{\xi \in [t-d_r; t]} u(\xi); \int_{\xi \in [t-d_f; t]} u(\xi)$ in BDC, the functions $\int_{\xi \in [t-d_r; t-d_r+m_r]} x(\xi); \int_{\xi \in [t-d_f; t-d_f+m_f]} \overline{x(\xi)}$ with $\int_{\xi \in [t-d_r; t]} x(\xi); \int_{\xi \in [t-d_f; t]} \overline{x(\xi)}$ in AIC, the functions $\int_{\xi \in [t-d_r; t-d_r+m_r]} u(\xi)$ and $\int_{\xi \in [t-d_f; t-d_f+m_f]} \overline{u(\xi)}$ with $\int_{\xi \in [t-d_r; t]} u(\xi); \int_{\xi \in [t-d_f; t]} \overline{u(\xi)}$ in RIC etc. and some variants of the previous definitions result. The last six functions are not signals.

References

- [1] Michael Liebelt, A Proposal for Research on the Testability of Asynchronous Circuits, The University of Adelaide, Department of Electrical and Electric Engineering, Internal Report HPCA-ECS-96/01, August 1998
- [2] Michael Liebelt, Progress Report on Research on the Testing of Asynchronous Circuits, The University of Adelaide, Department of Electrical and Electric Engineering, internal report HPCA-ECS-95/03, 29 December 1995
- [3] Al Davis, Steven Mark Nowick, An Introduction to Asynchronous Circuit Design, UUCS-97-013, 1997
- [4] O. Maler, A. Pnueli, Timing Analysis of Asynchronous Circuits Using Timed Automata, in P. E. Camurati, H. Eveking (Eds), Proc. CHARME'95, 189-205, LNCS 987, Springer, 1995
- [5] William Kwei-Cheung Lam, Algebraic Methods for Timing Analysis and Testing in the High Performance Designs, PhD Thesis, Univ. of California at Berkeley, 1993
- [6] Luciano Lavagno, Synthesis and Testing of Bounded Wire Delay Asynchronous Circuits from Signal Transition Graphs, PhD Thesis, Electrical Engineering and Computer Sciences, Univ. of California at Berkeley, 1992
- [7] Supratik Chakraborty, Polynomial-Time Techniques for Approximate Timing Analysis of Asynchronous Systems, PhD Thesis, August, 1998
- [8] J. A. Brzozowski, C-J. H. Seger, Advances in Asynchronous Circuit Theory, Part I: Gate and Unbounded Inertial Delay Models, Bulletin of the European Association for Theoretical Computer Science, Number 42, pp. 198-249, February 1990
- [9] J. A. Brzozowski, C-J. H. Seger, Advances in Asynchronous Circuit Theory, Part II: Bounded Inertial Delay Models, MOS Circuits, Design Techniques, Bulletin of the European Association for Theoretical Computer Science, Number 43, pp. 199-263, February 1991
- [10] Serban E. Vlad, Towards a Mathematical Theory of the Delays of the Asynchronous Circuits, Analele Universitatii din Oradea, Fascicola matematica, Tom IX, 2002
- [11] Serban E. Vlad, On Timed Automata: the Inertial Delay Buffer, the 9-th Symposium of Mathematics and Its Applications, Timisoara-Romania, November 1-4, 2001
- [12] Serban E. Vlad, Defining the Delays of the Asynchronous Circuits, CAIM 2003, Oradea Romania, May 29-31,2003